

**OPAE tools guide for Vista Creek (2x1x25G)**

**Version 1.0**

©2018 Intel Corporation. All rights reserved. INTEL, ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Intel Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Intel warrants performance of its semiconductor products to current specifications in accordance with Intel’s standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

**Revision history**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Version** | **Author** | **Date** | **Changes** | **Reason** |
| 1.0 | Huang Wei You You | 02/20/2019 | First release |  |

Table of Contents

[1 Overview 5](#_Toc1574940)

[1.1 Hardware Overview 5](#_Toc1574941)

[1.2 Software Overview 5](#_Toc1574942)

[ **fpgainfo** 6](#_Toc1574943)

[ **fpgabist** 6](#_Toc1574944)

[ **fpgadiag** 6](#_Toc1574945)

[ **fpgaflash** 6](#_Toc1574946)

[ **fpgaconf** 7](#_Toc1574947)

[ **fpgaport** 7](#_Toc1574948)

[ **mmlink** 7](#_Toc1574949)

[2 Functional Description 8](#_Toc1574950)

[2.1 Information Display 8](#_Toc1574951)

[2.2 PCIe Loopback Test 8](#_Toc1574952)

[2.3 Local Memory Test 8](#_Toc1574953)

[2.4 Network Loopback Test 8](#_Toc1574954)

[2.5 MAC ROM Test 8](#_Toc1574955)

[2.6 Mailbox Test 9](#_Toc1574956)

[2.7 FPGA Image and NIOS Firmware Update 9](#_Toc1574957)

[3 Guide 10](#_Toc1574958)

[3.1 fpgainfo 10](#_Toc1574959)

[3.1.1 synopsis 10](#_Toc1574960)

[3.1.2 description 10](#_Toc1574961)

[3.1.3 example 10](#_Toc1574962)

[3.2 fpgadiag 11](#_Toc1574963)

[3.2.1 synopsis 11](#_Toc1574964)

[3.2.2 description 11](#_Toc1574965)

[3.2.3 example 12](#_Toc1574966)

[3.2.4 network loopback guide 13](#_Toc1574967)

[3.3 fpgabist 14](#_Toc1574968)

[3.3.1 synopsis 14](#_Toc1574969)

[3.3.2 description 14](#_Toc1574970)

[3.3.3 example 14](#_Toc1574971)

[3.4 fpgaflash 14](#_Toc1574972)

[3.4.1 synopsis 14](#_Toc1574973)

[3.4.2 description 15](#_Toc1574974)

[3.4.3 example 15](#_Toc1574975)

[3.4.4 procedure 15](#_Toc1574976)

[3.5 fpgaconf 17](#_Toc1574977)

[3.5.1 synopsis 17](#_Toc1574978)

[3.5.2 description 17](#_Toc1574979)

[3.5.3 example 17](#_Toc1574980)

[3.6 fpgaport 17](#_Toc1574981)

[3.6.1 synopsis 17](#_Toc1574982)

[3.6.2 description 17](#_Toc1574983)

[3.6.3 example 18](#_Toc1574984)

[3.7 mmlink 18](#_Toc1574985)

[3.7.1 synopsis 18](#_Toc1574986)

[3.7.2 description 18](#_Toc1574987)

[3.7.3 example 18](#_Toc1574988)

# Overview

## Hardware Overview

Intel® Vista Creek (VC) Programmable Acceleration Card (PAC) is a combination of the powerful ASIC NIC and FPGA technology connected as a “bump-in-the wire”. Below is a simple diagram for the HW components on VC PAC. Most of VC diagnostic tests shown on the left side will be performed through OPAE tools.



\*AF - accelerator funciton

## Software Overview

OPAE tools are user space application based on Linux kernel driver.

OPAE tools

OPAE kernel driver

sysfs

NVMEM dev

MTD dev

OPAE Lib

Vista Creek FPGA PCIe device

User Space

Kernel Space

hardware

char dev

VC applicable tools are list below. Although these tools are already existing, some of them need modification to meet VC board’s requirment.

### **fpgainfo**

It depends on

1) *sysfs* to read FPGA and MAX10 information

2) *char dev* to get PHY group information

3) *NVMEM dev* to read MAC address from ROM

### **fpgabist**

It depends on

1) *OPAE Lib* to find AFU, access MMIO registers, allocate DMA buffer

### **fpgadiag**

It depends on

1) *OPAE Lib* to find AFU, access MMIO registers, allocate DMA buffer

2) *NVMEM dev* to read MAC address from ROM

3) OPAE Python bindings(opae.fpga library) to get fpga mac statistics.

### **fpgaflash**

It depends on

1) *MTD dev* to write image or firmware to Flash

### **fpgaconf**

It depends on

1) *OPAE Lib* to find FIM, do PR

### **fpgaport**

It depends on

1) *char dev* to configure port virtualization

### **mmlink**

It depends on

1) *OPAE Lib* to find STP, access MMIO registers

# Functional Description

OPAE tools for Vista Creek are mainly used for below testing purpose.

## Information Display

Show information about FME, Port, errors, power, temperature, MAC and PHY.

This function is performed by **fpgainfo** tool.

## PCIe Loopback Test

NLB AF read data from source buffer in host memory, then write data back to destination buffer in host memory, software compare the data between source and destination buffer.

This function can be performed by **fpgadiag** or **fpgabist** tool.

**Note**, fpgadiag tests specified PCIe interface configured by argument, fpgabist will automatically test two PCIe interfaces one by one without configuration.

## Local Memory Test

Step1. DMA AF copy data from buffer in host memory to buffer1 in local memory, software clear buffer in host memory, then DMA AF copy data from buffer1 in local memory to buffer in host memory, software verify the buffer data in host memory.

Step2. DMA AF copy data from buffer1 in local memory to buffer2 in local memory, software clear buffer in host memory, then DMA AF copy data from buffer2 in local memory to buffer in host memory, software verify the buffer data in host memory.

This function is performed by **fpgabist** tool.

## Network Loopback Test

Enable the loopback in FPGA PHY, use network test equipment or packet generator tool to send packets to specific port and check receive count manually.

This function is performed by **fpagdiag** tool.

**Note**, FVL loopback is implemented in i40e driver, it’s not in OPAE scope. The test data is generated by network test equipment or packet generator tool.

## MAC ROM Test

Read MAC address stored in ROM and compare them to MAC addresses stored in FVL flash.

This function is performed by **fpagdiag** tool.

## Mailbox Test

Read information from MAX10 by mailbox.

This function is performed by **fpagdiag** tool.

## FPGA Image and NIOS Firmware Update

Write image/firmware to corresponding Flash.

This function is performed by **fpgaflash** tool.

# Guide

## fpgainfo

fpgainfo displays FPGA information derived from sysfs files. The command argument is one of the following: errors, power, temp, mac, phy, port or fme. Some commands may also have other arguments or options that control their behavior.

For systems with multiple FPGA devices, you can specify the BDF to limit the output to the FPGA resource with the corresponding PCIe configuration. If not specified, information displays for all resources for the given command.

### synopsis

**fpgainfo** **<***command***>** [**<***args***>**]

### description

|  |  |  |
| --- | --- | --- |
| command | args | description |
|  | --help, -h | prints help information and exit |
|  | --bus, -B | PCIe bus number of resource |
|  | --device, -D | PCIe device number of resource |
|  | --function, -F | PCIe function number of resource |
| errors fme | --clear, -c | show/clear errors of FME |
| errors port | --clear, -c | show/clear errors of port |
| errors all | --clear, -c | show/clear errors of both FME and port |
| power |  | show total power in watts that the FPGA hardware consumes |
| temp |  | show FPGA temperature values in degrees Celcius |
| port |  | show information about the port |
| fme |  | show information about the FME |
| bmc |  | show BMC sensors information |
| mac |  | show information about MAC ROM connected to FPGA |
| phy | --group, -G | show information about ethernet PHYs in FPGA |

### example

This command shows the FME information of FPGA on bus 0x28:

**fpgainfo** --bus 0x28 fme

This command shows the port information of FPGA on bus 0x85:

**fpgainfo** -B 0x85 port

This command shows the error information of FME and port of all FPGAs on PCIe bus:

**fpgainfo** errors all

This command shows temperature information of FPGA on bus 0x85:

**fpgainfo** --bus 0x85 temp

This command shows PHY group information of FPGA on bus 0xbe:

**fpgainfo** -B 0xbe phy

## fpgadiag

Perform several tests to diagnose, test, and report on the FPGA hardware.

lpbk1, read, write, trput, loopback and mactest can be set in mode argument to choose different test to run.

If there are multiple devices, use -B, -D, -F to specify the BDF for the specific device.

Note: fpgastats requires opae.fpga library, you can install it by *pip install opae.fpga*

### synopsis

**fpgadiag** [-m | --mode <*mode*>] [<*args*>]

### description

|  |  |  |
| --- | --- | --- |
| mode | args | description |
|  | --help, -h | prints help information and exit |
|  | --target, -t | specifies fpga (hardware) or ase (simulation) |
|  | --socket, -S | socket ID encoded in FPGA Interface Manager (FIM) |
|  | --bus, -B | bus number of the PCIe device |
|  | --device, -D | device number of the PCIe device |
|  | --function, -F | function number of the PCIe device |
|  | --dsm-timeout-usec | timeout in microseconds for test completion. The test fails if not completed by specified timeout  default=1000000 |
|  | --freq, -F | clock frequency (in Hz) used for bandwidth calculation  default=400000000 Hz (400 MHz) |
|  | --csv, -V | comma separated value format for text output |
|  | --suppress-hdr | suppress column headers for text output |
|  | --suppress-stats | suppress statistics output at the end of test |
|  | --guid, -G | AFU ID to enumerate |
|  | --begin, -b | index of first cache lines (1 ~ 65535)  default=1 |
|  | --end, -e | index of last cache lines (1 ~ 65535)  default=1 |
|  | --multi-cl, -u | number of cache line per read/write  default=1 |
|  | --timeout-usec  --timeout-msec  --timeout-sec  --timeout-min  --timeout-hour | timeout for --cont option  default=0 |
|  | --cont, -L | continuous test until time out |
| lpbk1 | --cache-policy=, -p | can be wrline-I, wrline-M, or wrpush-I  default=wrline-M |
| --cache-hint, -i | can be rdline-I or rdline-S  default=rdline-I |
| --read\_vc, -r | can be auto, vl0, vh0, vh1, random  default=auto |
| --write\_vc, -w | can be auto, vl0, vh0, vh1, random  default=auto |
| --wrfence-vc=, -f | can be auto, vl0, vh0, vh1  default=auto |
| --id, -I | NLB0 ID to enumerate, default is D8424DC4-A4A3-C413-F89E-433683F9040B |
| fpgalpbk | --side | can be line, host |
| --port | 0 ~ 7, all  default=all |
| --direction | can be remote, local |
| --type | Only support serial mode |
| --enable | enable loopback |
| --disable | disable loopback |
| fpgastats |  | print fpga mac statistics |
| mactest | --offset | read mac address from an offset at nvmem  default=0 |

### example

This command starts a lpbk1 test for the FPGA on bus 0x5e. The test copies from 8th to 15th cache lines, one line at a time:

**fpgadiag**  --bus 0x5e --mode lpbk1 --begin 8 --end 15


This command will do mac compare test, script will find Fortville interfaces automatically, and read MACs from nvmem at offset 0, and compare MACs between nvmem and Fortville interfaces:

**fpgadiag** -B 0x28 -m mactest

This command will do mac compare test, script will find Fortville interfaces automatically, and read MACs at offset 80, and compare MACs between nvmem and Fortville interfaces:

**fpgadiag** --bus 0x28 -mode mactest --offset 80

### network loopback guide



For Vista Creek board, there are 9 loopbacks can be tested in above diagram, they are called from left to right:

1. fiber loopback
2. PKVL remote loopback
3. PKVL local loopback
4. FPGA line side local loopback
5. FPGA host side remote loopback
6. FVL remote loopback
7. FVL local loopback

fpgadiag tools can set four type loopbacks of them, others are set by fiber, lanconf or other software tools.

#### **FPGA line side local loopback**

This command will enable local loopback in all line side ports of FPGA on bus 0x85:

**fpgadiag** -B 0x85 -m fpgalpbk --side line --direction local --enable

This command will disable local loopback in all line side ports of FPGA on bus 0x85:

**fpgadiag** -B 0x85 -m fpgalpbk --side line --direction local --disable

#### **FPGA host side remote loopback**

This command will enable remote loopback in all host side ports of FPGA on bus 0x85:

**fpgadiag** -B 0x85 -m fpgalpbk --side host --direction remote --enable

This command will disable remote loopback in all host side ports of FPGA on bus 0x85:

**fpgadiag** -B 0x85 -m fpgalpbk --side host --direction remote --disable

## fpgabist

The fpgabist tool performs self-diagnostic tests on FPGA platforms.

The tool depends on the available AFs integrated in FPGA shell BBS and runs appropriate tests and reports hardware issues.

fpgabist always uses fpgainfo to report system information before running any hardware tests.

If there are multiple devices, use -B, -D, -F to specify the BDF for the specific device.

### synopsis

**fpgabist** <*args*>

### description

|  |  |
| --- | --- |
| args | description |
| --help, -h | prints usage information |
| --device-id, -i | device ID for Intel FPGA |
| --bus, -B | bus number for specific FPGA |
| --device, -D | device number for specific FPGA |
| --function, -F | function number for specific FPGA |
| path\_to\_gbs ... | paths to GBS files of AFs being used  not used in Vista Creek |

### example

This command runs fpgabist for FPGA on bus 0x85 with device ID 0x0b30:

**fpgabist** -B 0x85 -i=0x0b30

## fpgaflash

fpgaflash updates the static FIM image loaded from flash at power-on, and can also update the NIOS firmware and EEPROM. Note, you need not power cycle the machine for loading FPGA from user image with rsu enabled.

Once the data verification fails after programming A10, tool will retry the programming progress. If verification still fails, tool will erase the programming area, you need to power cycle the machine to make it loaded from factory image.

If there are multiple devices in the system, fpgaflash must specify a BDF to select the correct device. If no BDF is specified, fpgaflash prints out the BDFs of any compatible devices.

### synopsis

**fpgaflash** {user,bmc\_fw, dtb, eeprom} <file> [<*args*>]

### description

{user,bmc\_fw, dtb, eeprom} - selects which type of image to program.

‘user’ means programming customer A10 image.

‘bmc\_fw’ means programming NIOS firmware image.

‘dtb’ means device tree image.

‘eeprom’ means programming eeprom image.

<file> - specifies the Binary File (**bin**) to program into FPGA flash, dtb and eeprom.

specifies Intel HEX File (**ihex**) to program into NIOS firmware FLASH.

|  |  |
| --- | --- |
| args |  |
| --help, -h | print usage information |
| --rsu, -r | remote system upgrade feature, reload the FPGA without power cycle |
| bdf | specifies the bus, device and function (BDF) of device to program such as 09:00.0 or 0000:25:00.0.  optional when there is a single device in the system |

### example

This command programs a10\_flash.bin to user bank of flash on BDF 0000:09:00.0:

**fpgaflash** user a10\_flash.bin 0000:09:00.0 --rsu

This command programs nios\_fw.ihex to NIOS flash on BDF 25:00.0:

**fpgaflash** bmc\_fw nios\_fw.ihex 25:00.0

This command programs vc\_dtb.bin to DTB bank of flash on BDF 85:00.0:

**fpgaflash** dtb vc\_dtb.bin 85:00.0

This command programs mac\_rom.bin to eeprom connected to FPGA on BDF 25:00.0:

**fpgaflash** eeprom mac\_rom.bin 25:00.0

### procedure

#### **Flash A10 image**

The flash has two partitions. One partition stores the factory or golden image. The other partition stores the user image. If the user image is corrupt, the Intel® Arria® 10 FPGA automatically uses the factory image.

0x0000000

golden image

user image

0x0020000

0x4000000

Above is the flash layout. You can only flash user image partition by fpgaflash tool. After executing ‘fpgaflash user *xxx.bin*’ command you should see below output information:

flash size is 134217728

reversing bits

erasing flash

writing flash

reading back flash

verifying flash

flash successfully verified

reloading fpga \*Note: if --rsu option used

The flash erase, write, and verify process takes about 20 minutes to complete. If you have multiple Intel® PAC cards installed, you can specify the bus, device, and function (BDF) for the card to update using the following command. To find the BDF for your card, type the following command

lspci | grep 0b30

sample output:

09:00.0 Processing accelerators: Intel Corporation Device 0b30

So the BDF = 09:00.0, you can input the command like ‘fpgaflash user *xxx.bin* 09:00.0’.

You can check whether the fpga is loaded from user image by command

cat /sys/class/fpga/intel-fpga-dev.0/intel-fpga-fme.0/spi-altera.0.auto/spi\_master/spi0/spi0.0/fpga\_flash\_ctrl/fpga\_flash\_mode \*Note, the path of fpga\_flash\_mode maybe different in your environment

if the value of fpga\_flash\_mode is 1, it indicates that the fpga is loaded from user image.

#### Flash NIOS firmware

The file used for fpgaflash is converted from orignal binary firmware file, please use below command to convert it.

objcopy --input-target=binary --output-target=ihex vista\_creek\_qspi\_xip\_v1.0.1.bin vista\_creek\_qspi\_xip\_v1.0.1.ihex

After executing ‘fpgaflash bmc\_fw *xxx.ihex*’ command you should see below output information:

flash size is 8388608

erasing flash

writing flash

reading back flash

verifying flash

flash successfully verified

The flash erase, write, and verify process takes less than 1 minutes to complete. If you have multiple Intel® PAC cards installed, you can specify the bus, device, and function (BDF) for the card to update using the following command. To find the BDF for your card, type the following command

lspci | grep 0b30

sample output:

25:00.0 Processing accelerators: Intel Corporation Device 0b30

So the BDF = 25:00.0, you can input the command like ‘fpgaflash bmc\_fw *xxx.ihex* 25:00.0’.

## fpgaconf

fpgaconf configures the FPGA with the accelerator funciton (AF). It also checks the AF for compatibility with the targeted FPGA and the FPGA Interface Manager (FIM).

fpgaconf enumerates available FPGA devices in the system and selects compatible FPGAs for configuration. If more than one FPGA is compatible with the AF, fpgaconf exits and asks you to be more specific in selecting the target FPGAs by specifying a socket number or a PCIe BDF.

### synopsis

**fpgaconf** <gbs> [<args>]

### description

<gbs> - specifies the green bit-stream file to program into flash

|  |  |
| --- | --- |
| args | description |
| --help, -h | prints usage information |
| --verbose, -v | prints more verbose messages while enumerating and configuring |
| --dry-run, -n | performs enumeration, skips any operations with side-effects such as the actual AF configuration |
| --bus, -B | PCIe bus number of the target FPGA |
| --device, -D | PCIe device number of the target FPGA |
| --function, -F | PCIe function number of the target FPGA |
| --socket, -S | Socket number of the target FPGA |
| --force | don't try to open accelerator resource |

### example

This command programs "my\_af.gbs" to a compatible FPGA:

**fpgaconf** my\_af.gbs

## fpgaport

fpgaport enables and disables virtualization. It assigns and releases control of the port to the virtual function (VF). By default, the driver assigns the port to the physical function (PF) in the non-virtualization use case.

### synopsis

**fpgaport** {assign,release} <device> <port> [{--help,-h}]

### description

{assign,release} - assigns or releases control of the port to the physical function

<device> - FPGA device being targeted, such as ‘/dev/intel-fpga-fme.1’

<port> - specifies the number of the port

{--help,-h} - shows help message and exit

### example

This command assigns port 0 to physical function control

**fpgaport** assign /dev/intel-fpga-fme.0 0

This command release port 1 from physical function control

**fpgaport** release /dev/intel-fpga-fme.0 1

## mmlink

The Remote Signal Tap logic analyzer provides real-time hardware debugging for the Accelerator Function Unit (AFU). It provides a signal trace capability that the Quartus Prime software adds to the AFU. The Remote Signal Tap logic analyzer provides access to the Remote Signal Tap part of the Port MMIO space and then runs the remote protocol.

### synopsis

**mmlink** [<*args*>]

### description

|  |  |
| --- | --- |
| args | description |
| --bus, -B | PCIe bus number of the target FPGA |
| --device, -D | PCIe device number of the target FPGA |
| --function, -F | PCIe function number of the target FPGA |
| --socket, -S | Socket number of the target FPGA |
| --port, -P | TCP port number |
| --ip, -I | IP address of FPGA system |

### example

This command starts and listens for remote connection on signal tap MMIO space.

**mmlink** -B 0x5e -P 3333